Amendments to the Claims

1. (Currently Amended) A signal processor for subjecting data read from a recording medium to predetermined digital signal processing, and subjecting the data, which has been subjected to the predetermined digital signal processing, to error correction for each predetermined error correction block, said signal processor comprising:

<u>a first</u> memory <u>operable to</u> <u>means for</u> sequentially <u>store</u> <u>storing</u> the data which has been subjected to the predetermined digital signal processing;

an error correction block operable to subject means for subjecting the data, which has been stored in said first memory subjected to the predetermined digital signal processing, to error correction for each predetermined error correction block;

a second memory;

a descrambling/error detection <u>block operable to read the data after the error correction from said first memory</u>, <u>means for descrambling descramble</u> the data which has been subjected to the error correction, <u>and detecting detect</u> errors in the data after the descrambling, <u>and thereafter store the data in said second memory</u>; and

a controller operable to transmit control means for transmitting error-free data which has been stored in said second memory to a host computer when said descrambling/error detection block judges that there is no error in the data which has been stored in said second memory subjected to the error detection.

2. (Currently Amended) A signal processor as described in Claim 1, wherein said error correction block means comprises:

a syndrome calculator <u>operable to calculate</u> for calculating syndrome of the data which has been subjected to the predetermined digital signal processing;

an error position/pattern calculator <u>operable to calculate an</u> for calculating the error position and <u>an</u> the error pattern after the syndrome calculation;

an error correction result holding block operable to hold means for holding information as to whether or not the data detected by said the error position/pattern calculator is error-correctable or not;

a data correction block operable to read erroneous data stored in said first memory, means for correcting correct errors in the data, and store the data which has been subjected to the error correction in said first memory based on the basis of the result of the syndrome calculation the error position and the error pattern calculated by said error position/pattern calculator; and

<u>a</u> number-of-error-correction control <u>block operable to</u> means for controlling the <u>control a</u> number of error corrections.

3. (Currently Amended) A signal processor as described in Claim 1, wherein said descrambling/error detection block means comprises:

a first memory interface operable to read the data stored in said first memory;

<u>a</u> descrambling <u>block operable to means for descrambling descramble</u> the data <u>after the error correction</u> which has been <u>read from said first memory</u> corrected by the error correction means;

an error detection block operable to detect means for detecting errors in the descrambled data;

a second memory interface operable to store the descrambled data in said second memory; and

an error detection result holding block operable to hold a means for holding the result of the error detection as to whether there is any error in the data which has been subjected to the error detection.

4. (Currently Amended) A signal processor as described in Claim 1, wherein:

the data which has been stored in said second memory subjected to the predetermined digital signal processing is read from the memory means for each predetermined error correction block, followed by error detection and error correction when said descrambling/error detection block judges that there is no error in the data stored in said second memory;

when there is some error, the error is corrected by <u>said</u> the error correction <u>means</u> <u>block</u> for each predetermined error correction block; <u>and</u>

when there is no error, the data is transmitted to the host computer for each predetermined error correction block.